Connecting Your FPGA to the Outside World – Fixing the Prescaler
At the end of the previous tutorial I hinted that there was a flaw in the UART’s design. Did you find it? The problem is the prescaler (or clock divider); it doesn’t deliver an accurate clock. Today, we’re going to fix that.The ProblemThe generated clocks aren’t exactly the values that they should be. Let’s do […]